

Amendment "C" page 2 of 8
09/888,207

DOCKET NO. 00-072
68605(6653)

Amendments to the Claims:

1 - 3 (canceled)

4 (previously presented): A power sequence protection circuit comprising:

a latch electrically coupled to an input voltage supply and an output voltage supply; and

a switch electrically coupled to the latch wherein the latch sets the switch to a first state for holding a level shifter in a pre-selected state if the output voltage supply is powered on when the input voltage supply is not powered on and wherein the latch sets the switch to a second state for releasing the level shifter from the pre-selected state when the input voltage supply and the output voltage supply are powered on.

5 (original): The power sequence protection circuit of Claim 4 wherein the switch connects a common voltage rail to an output signal port or an inverted output signal port of the level shifter in the first state.

6 (original): The power sequence protection circuit of Claim 5 wherein the switch presents a high impedance to the output signal port or the inverted output signal port of the level shifter in the second state.

7 (original): The power sequence protection circuit of Claim 4 further comprising the level shifter.

8 (previously presented): A power sequence protection circuit comprising:

Amendment "C" page 3 of 8
09/888,207

DOCKET NO. 00-072
68605 (6653)

a switch connected to a level shifter between an output signal port or an inverted output signal port of the level shifter and a common voltage rail; and

a latch connected to the switch to drive the switch to a conducting state if an input voltage supply is not powered on when an output voltage supply is powered on and to drive the switch to a non-conducting state if the input voltage supply and the output voltage supply are powered on.

9 (previously presented): The power sequence protection circuit of Claim 8 wherein the switch comprises two field effect transistors connected in series.

10 (previously presented): The power sequence protection circuit of Claim 8 wherein the latch comprises two field effect transistors connected in series between a third field effect transistor and the common voltage rail.